I. INTRODUCTION
Nowadays, some applications as photovoltaic systems and switched reluctance machines are increasing their importance in the power arena. In this way, a new generation of singlephase power converters improving the efficiency and the reliability is needed. The power demand and the grid codes imposed by the governments lead to think on multilevel converters as a possible solution fulfilling all these requirements. Increasing the number of levels of the converters, the power and the quality of the output signals are improved.
Since multilevel converters appeared, different topologies have been proposed [1] [2] [3] [4] . Diode-clamped converters (DCC), Flying-Capacitor converters (FCC) and Cascade converters are the most common multilevel converter topologies presenting advantages or disadvantages in terms of minimum number of power devices, modularity and stability. Usually, these converters have been presented as three-phase converters but they can be adapted to work as single-phase converters. In [5] , the most common multilevel single-phase converters are summarized considering that they are working driving a switched reluctance machine. In [6] , single-phase converters are applied to small distributed power generation.
All the possible switching configurations (named in this paper as state vectors) of single-phase multilevel converters are presented in [5] . For instance, a five-level single-phase DCC is shown in figure 1 . Each leg of the power converter can be switched as it is shown in Table I obtaining three possible output phase voltages (0, ±E). As V AB is the output voltage of the single-phase converter and using (1) , five possible voltages (0, ±E, ±2E) can be achieved adding and subtracting the phase voltages of phase A and B.
In this paper, single-phase multilevel converters are studied in order to design modulation methods improving some features as the number of commutations or the DC-Link voltage unbalance.
II. MODULATION TECHNIQUES
Different modulation methods can be used for single-phase multilevel converters adapting the three-phase modulation techniques. Carrier based Pulse Width Modulation (PWM) and Space Vector Modulation (SVM) methods for three-phase multilevel converters have been presented [6] . In the next points, carrier based PWM and SVM techniques for singlephase multilevel converters will be presented. off  off  on  on  off  off  on  on  0   off  off  on  on  off  on  on  off  -E   off  off  on  on  on  on  off  off  -2E   off  on  on  off  off  off  on  on  E  off  on  on  off  off  on  on  off  0   off  on  on  off  on  on  off  off  -E   on  on  off  off  off  off  on  on  2E   on  on  off  off  off  on  on  off  E   on  on  off  off  on  on  off 
A. Carrier based PWM method
Carrier based PWM technique is based on the obtaining of a pulse train where the pulse's width has the modulation information. The simplest possible implementation of this modulation technique can be done using triangular carriers with frequency f c trying to modulate a reference signal (Vref) with lower frequency f s . In general, carrier based PWM techniques can be divided in unipolar and bipolar [7] .
In figure 2 , an example of level-shifted unipolar PWM modulation is shown. In the unipolar case, the control strategy generates only one reference voltage (Vref) to be modulated and, for N-level converters, N-1 triangular carriers (Ci) are used existing different modulation methods depending on the level (level-shifted method) or phase disposition (phase-shifted method)of the carriers [6] [7] . The modulation strategy output is the modulated signal (MS) that has to be obtained from the converter. One external control has to decide the final switching of the power semiconductors to obtain those voltage levels because depending on the multilevel converter topology, different switching configurations obtain the same output voltage level. For instance, if a single-phase five-level DCC (see figure 1 ) is used, from Table I it can be seen that level 0 can be obtained from three different switching configurations.
On the other hand, bipolar PWM techniques were presented in [7] where Vref and -Vref are taken into account to generate the pulse train for phase A (MSA) and B (MSB) respectively. The external control also has to decide the switching of power semiconductors to obtain the desired output phase voltage levels. A bipolar PWM method for a five-level single-phase converter is shown in figure 3 .
B. Space Vector Modulation method
The second most common modulation technique is the Space Vector Modulation (SVM) where the reference vector, generated by an external control strategy, is represented in a vectorial diagram and is composed as a linear combination of the possible state vectors of the power converter. Nearest Three Vectors (NTV) technique is normally used in three-phase systems determining the three nearest vectors to the reference one [8] [9] . These vectors are used in the switching sequence to compose the reference vector and the duty cycles are calculated using geometric expressions.
The control region of a power converter can be represented determining the phase voltage Vphase-0 for every possible switching configuration in each phase. For instance, in the five-level single-phase converter, each phase can obtain three different output levels. The control region of a single-phase five-level converter is shown in figure 4 where 2E is the DCLink voltage. The possible state vectors of the power converter are labeled using a couple of numbers S A S B denoting the state of phase A and B respectively. This phase state is equal to zero if the lowest possible output phase voltage is achieved. In the five-level single-phase converter control region, nine possible state vectors appear and these are the unique possible voltages to be achieved when the converter is working. Other output voltages have to be obtained as linear combinations using one SVM method. As the output voltage of a singlephase converter is V AB voltage, it can be calculated for every combination of the state vectors using (1). In figure 5 , V AB voltage of the five-level single-phase converter is shown. For instance, V AB equal to 1.7E, 0.55E and -0.85E are represented. It can be seen that different combinations of state vectors achieve the same output voltage V AB . In fact, there are different valid solutions to obtain the same output voltage V AB that form diagonal lines with 45º slope. This important property is shown in figures 5 and 6 representing one important redundancy in the power converter that can be used to improve some power converter features as the DC-Link voltage balance, the commutation losses, load current ripple, ..., etc.
III. THE PROPOSED N2V-SVM METHOD
The control region considering the output voltage V AB can be determined and, for instance, the single-phase five-level converter control region is represented in figure 7 . A similar control region was presented in [10] for the two-level case. This way of representation will be very useful to develop the SVM method proposed in this paper. The redundancy property is clearly shown in figure 7 where different redundant state vectors achieve the same output voltage V AB and therefore are located exactly in the same position in the control region. The nine possible state vectors for the single-phase five-level converter can be divided in two large vectors (02 and 20), four medium vectors (01, 10, 21 and 12) and three zero vectors (00, 11 and 22).
From figure 7 , it is clear that in the multilevel single-phase case, the space vector modulation method can be named as Nearest Two Vectors (N2V) because only the two nearest state vectors to the reference one are needed in the switching sequence to generate the reference vector.
The flow diagram of the proposed N2V-SVM technique is represented in figure 8 . This method determines the switching sequence (formed by two space vectors) using geometrical properties where, among the possible redundant vectors, the state vectors with minimum voltage levels are used. For instance, if the modulation algorithm determines that state vectors 10 or 21 are present in the switching sequence, by default state vector 10 would be used. Once the N2V-SVM algorithm has been executed, one optimization strategy can be used in order to improve other features of the power converter using the redundancy property. These optimization algorithms define strategies to determine the best linear combination of state vectors to obtain the desired V AB voltage and, taking advantage of the redundancy property, improve some characteristic of the power converter.
A. N2V-SVM balancing the DC-Link Voltage in DCC
One possible optimization strategy can be based on reducing the DC-Link voltage unbalance of the single-phase DCC. In this way, the state vectors of the power converter affect to the voltage balance as it is shown in Table II where I AB is the load current from A to B (see figure 1) . It is assumed that an external device, i.e. a power rectifier is controlling the total DC-Link voltage making it approximately constant.
From Table II , it is clear that large and zero state vectors do not create any unbalance in the DC-Link voltage and a possible solution for the modulation method to avoid unbalances is to use, among all the possible solutions to carry out the modulation, state vectors 20, 11 and 02. In fact, using these state vectors the five-level single-phase DCC is switched as a three-level single-phase converter because the possible output voltage V AB values in this case are 0 and ±2E. Therefore, this solution will not be considered. 
As it was presented in [11] , the DC-Link voltage balance can be properly achieved using the redundancy properties of the single-phase five-level power DCC. Redundant medium vectors have opposite effect on the DC-Link voltage unbalance and carefully choosing the best redundant vector, the DC-Link voltage balance will be achieved. Only measuring V C1 voltage and I AB , Table II can indicate the redundant vector to be used in the switching sequence to put the capacitor voltages in equilibrium for a single-phase five-level DCC. The unbalance of the five-level single-phase DCC is defined as follows:
The balancing control algorithm is summarized in Table III where depending on the sign of the load current (I AB ) and the sign of the unbalance (∆V), the redundant medium state vectors are chosen.
The proposed N2V-SVM method with the voltage balancing optimization algorithm has been experimentally tested using a single-phase 150 kVA five-level DCC shown in figure 9 , controlled by a TMS320VC33 Texas Instruments DSP considering a 50Hz sinusoidal reference voltage (Vref), modulation index m=1, DC-Link voltage (2E) equal to 900 V, C 1 =C 2 =3300 µF and the switching frequency equal to 5.6 kHz. In figure 10 , the output voltage V AB connecting a resistive load with R=62 Ω is shown with a modulation index m=1. It can be seen that the N2V-SVM works perfectly generating the modulated signal. In order to test the balancing algorithm using the redundancy property, the experiment shown in figure 11 is presented. An unbalance of 150V is initially imposed in the DC-Link when the total DC-Link voltage is 850 volts. When the balancing algorithm is applied, the unbalance is rapidly minimized achieving the equilibrium in 200 ms approximately. It has to be noticed that the N2V-SVM method and the balancing control algorithm are extremely simple and using the TMS320VC33 DSP the computational cost is very low. All the calculations needed to carry out the N2V-SVM technique cost less than 2.1µs while the balancing method execution time is 2.75µs. Therefore, the total execution time is less than 4.85 µs representing only a 2.7% of the switching time using a switching frequency f s equal to 5.6 kHz. Fig. 11 . DC-Link balance using proposed SVM-N2V technique and the optimization algorithm method using the redundancy property.
B. N2V-SVM minimizing the number of commutations
Other possible optimization strategy can be based on reducing the number of commutations of the single-phase power converter. This case is considered for high power applications where high power semiconductors have to be used and commutation losses have great importance.
The proposed N2V-SVM method can reduce the commutations of one phase as much as possible using the optimization strategy presented in figure 12 . The redundancy property of the single-phase five-level converter is not used and phase A always applies phase states 0 or 2 depending on the sign of the reference voltage Vref. If Vref is positive, phase A state is always 2 and 0 otherwise. Using this optimization strategy, modulated output signal V AB also presents five output voltage levels because phase A achieves output voltage levels ±E and phase B obtains output levels ±E and 0.
Phase A commutations are minimized obtaining only two commutations per reference signal period. In fact, the singlephase five-level DCC represented in figure 1 can be simplified because in phase A voltage level 0 is not used and it works as a two-level phase. In this way this hybrid five-level single-phase DCC is represented in figure 13 . As disadvantage, transistors Sa 1 and Sa 2 have to support double voltage comparing with case of figure 1 and lower switching frequencies have to be used in phase A. In this way, high voltage IGCTs or GTOs can be used for phase A while IGBTs can be used for phase B. Using IGCTs or GTOs, the switching frequency has to be low but the proposed modulation optimization directly imposes this restriction and no problems are inherited from the use of high power devices. Conduction losses using IGCTs or GTOs are lower than IGBTs losses and therefore, total losses in the system are minimized. A similar hybrid single-phase multilevel converter was presented in [12] using a FCC topology. This N2V-SVM technique minimizing the number of commutations in phase A has been experimentally tested using the same parameters of experiment of figure 10 . In figure 14 , V A0 and V B0 voltages and V AB voltage minimizing the number of commutations connecting a resistive load R=62 Ω is represented validating the modulation strategy and showing the low switching frequency in phase A. It has to be noticed that in this case, the DC-Link voltage balance can not be achieved and other device, i.e., a rectifier has to be controlling the voltage equilibrium. 
IV. GENERALIZED N2V-SVM TECHNIQUE
The proposed N2V-SVM method can be extended to be used with single-phase multilevel converters. The control region for N-level case can be determined calculating the phase voltages V A0 and V B0 . The specific case of the calculation of the phase voltages for a single-phase nine-level converter is shown in figure 15 . Finally, the control region for the (2N-1)-level case can be calculated using (1) and it is represented in figure 16 where N is the number of levels of each phase.
The N2V-SVM generalized algorithm is very similar to the five-level case presented in figure 8 but now much more state vectors appear. The search for the nearest two vectors is done thanks to geometrical properties and only simple calculations are needed to determine the switching sequence and the corresponding duty cycles. The diagram of the generalized N2V-SVM method is shown in figure 17 . Several redundant vectors appear and they can be used to control the DC-Link balance using control algorithm similar to other previous methods for multilevel converters [13] . Using this generalized N2V-SVM technique, all particular cases are included only substituting values for the number of levels of each phase of the singlephase converter (N). In fact, the presented N2V-SVM method for the five-level single-phase converter shown in figure 8 is the particular case imposing N=3. Besides, it is important to realize that the computational cost of this generalized N2V-SVM method is independent of the number of levels of the converter. 
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V. CONCLUSIONS
In this paper, a new N2V-SVM method for single-phase multilevel converters has been proposed achieving output signals with high quality and minimum computational cost. In addition, an optimized control algorithm to balance the DCLink voltage in a single-phase five-level DCC has been presented. Other possible N2V-SVM method suitable for high power applications has been also explained reducing the number of commutations in the single-phase multilevel converter and therefore minimizing the commutation losses of the system. Finally, a generalization of the proposed modulation technique for multilevel single-phase converters has been presented. It is important to notice that the computational cost of the proposed N2V-SVM technique is independent of the number of levels of the converter. Only simple comparisons are needed to carry out the modulation process. Experimental results are shown to validate the proposed methods using a 150 kVA five-level diode-clamped converter.
